mirror of
https://github.com/CTCaer/hekate
synced 2024-11-04 19:06:35 +00:00
185526d134
BDK will allow developers to use the full collection of drivers, with limited editing, if any, for making payloads for Nintendo Switch. Using a single source for everything will also help decoupling Switch specific code and easily port it to other Tegra X1/X1+ platforms. And maybe even to lower targets. Everything is now centrilized into bdk folder. Every module or project can utilize it by simply including it. This is just the start and it will continue to improve.
169 lines
3.6 KiB
C
169 lines
3.6 KiB
C
/*
|
|
* Copyright (c) 2018 naehrwert
|
|
* Copyright (c) 2018 CTCaer
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "util.h"
|
|
#include "../gfx/di.h"
|
|
#include "../mem/heap.h"
|
|
#include "../mem/minerva.h"
|
|
#include "../power/max77620.h"
|
|
#include "../rtc/max77620-rtc.h"
|
|
#include "../soc/bpmp.h"
|
|
#include "../soc/hw_init.h"
|
|
#include "../soc/i2c.h"
|
|
#include "../soc/pmc.h"
|
|
#include "../soc/t210.h"
|
|
#include "../storage/nx_sd.h"
|
|
|
|
#define USE_RTC_TIMER
|
|
|
|
extern volatile nyx_storage_t *nyx_str;
|
|
|
|
u32 get_tmr_s()
|
|
{
|
|
return RTC(APBDEV_RTC_SECONDS);
|
|
}
|
|
|
|
u32 get_tmr_ms()
|
|
{
|
|
// The registers must be read with the following order:
|
|
// RTC_MILLI_SECONDS (0x10) -> RTC_SHADOW_SECONDS (0xC)
|
|
return (RTC(APBDEV_RTC_MILLI_SECONDS) + (RTC(APBDEV_RTC_SHADOW_SECONDS) * 1000));
|
|
}
|
|
|
|
u32 get_tmr_us()
|
|
{
|
|
return TMR(TIMERUS_CNTR_1US); //TIMERUS_CNTR_1US
|
|
}
|
|
|
|
void msleep(u32 ms)
|
|
{
|
|
#ifdef USE_RTC_TIMER
|
|
u32 start = RTC(APBDEV_RTC_MILLI_SECONDS) + (RTC(APBDEV_RTC_SHADOW_SECONDS) * 1000);
|
|
// Casting to u32 is important!
|
|
while (((u32)(RTC(APBDEV_RTC_MILLI_SECONDS) + (RTC(APBDEV_RTC_SHADOW_SECONDS) * 1000)) - start) <= ms)
|
|
;
|
|
#else
|
|
bpmp_msleep(ms);
|
|
#endif
|
|
}
|
|
|
|
void usleep(u32 us)
|
|
{
|
|
#ifdef USE_RTC_TIMER
|
|
u32 start = TMR(TIMERUS_CNTR_1US);
|
|
|
|
// Check if timer is at upper limits and use BPMP sleep so it doesn't wake up immediately.
|
|
if ((start + us) < start)
|
|
bpmp_usleep(us);
|
|
else
|
|
while ((u32)(TMR(TIMERUS_CNTR_1US) - start) <= us) // Casting to u32 is important!
|
|
;
|
|
#else
|
|
bpmp_usleep(us);
|
|
#endif
|
|
}
|
|
|
|
void exec_cfg(u32 *base, const cfg_op_t *ops, u32 num_ops)
|
|
{
|
|
for(u32 i = 0; i < num_ops; i++)
|
|
base[ops[i].off] = ops[i].val;
|
|
}
|
|
|
|
u32 crc32_calc(u32 crc, const u8 *buf, u32 len)
|
|
{
|
|
const u8 *p, *q;
|
|
static u32 *table = NULL;
|
|
|
|
// Calculate CRC table.
|
|
if (!table)
|
|
{
|
|
table = calloc(256, sizeof(u32));
|
|
for (u32 i = 0; i < 256; i++)
|
|
{
|
|
u32 rem = i;
|
|
for (u32 j = 0; j < 8; j++)
|
|
{
|
|
if (rem & 1)
|
|
{
|
|
rem >>= 1;
|
|
rem ^= 0xedb88320;
|
|
}
|
|
else
|
|
rem >>= 1;
|
|
}
|
|
table[i] = rem;
|
|
}
|
|
}
|
|
|
|
crc = ~crc;
|
|
q = buf + len;
|
|
for (p = buf; p < q; p++)
|
|
{
|
|
u8 oct = *p;
|
|
crc = (crc >> 8) ^ table[(crc & 0xff) ^ oct];
|
|
}
|
|
|
|
return ~crc;
|
|
}
|
|
|
|
void panic(u32 val)
|
|
{
|
|
// Set panic code.
|
|
PMC(APBDEV_PMC_SCRATCH200) = val;
|
|
//PMC(APBDEV_PMC_CRYPTO_OP) = PMC_CRYPTO_OP_SE_DISABLE;
|
|
TMR(TIMER_WDT4_UNLOCK_PATTERN) = TIMER_MAGIC_PTRN;
|
|
TMR(TIMER_TMR9_TMR_PTV) = TIMER_EN | TIMER_PER_EN;
|
|
TMR(TIMER_WDT4_CONFIG) = TIMER_SRC(9) | TIMER_PER(1) | TIMER_PMCRESET_EN;
|
|
TMR(TIMER_WDT4_COMMAND) = TIMER_START_CNT;
|
|
|
|
while (true)
|
|
usleep(1);
|
|
}
|
|
|
|
void reboot_normal()
|
|
{
|
|
sd_end();
|
|
reconfig_hw_workaround(false, 0);
|
|
|
|
panic(0x21); // Bypass fuse programming in package1.
|
|
}
|
|
|
|
void reboot_rcm()
|
|
{
|
|
sd_end();
|
|
reconfig_hw_workaround(false, 0);
|
|
|
|
PMC(APBDEV_PMC_SCRATCH0) = PMC_SCRATCH0_MODE_RCM;
|
|
PMC(APBDEV_PMC_CNTRL) |= PMC_CNTRL_MAIN_RST;
|
|
|
|
while (true)
|
|
bpmp_halt();
|
|
}
|
|
|
|
void power_off()
|
|
{
|
|
sd_end();
|
|
reconfig_hw_workaround(false, 0);
|
|
|
|
// Stop the alarm, in case we injected and powered off too fast.
|
|
max77620_rtc_stop_alarm();
|
|
|
|
i2c_send_byte(I2C_5, MAX77620_I2C_ADDR, MAX77620_REG_ONOFFCNFG1, MAX77620_ONOFFCNFG1_PWR_OFF);
|
|
|
|
while (true)
|
|
bpmp_halt();
|
|
}
|