nold/hekate
1
0
Fork 0
mirror of https://github.com/CTCaer/hekate synced 2024-12-22 19:31:12 +00:00
Code Issues Projects Releases Packages Wiki Activity

nyx: rename 3rd gen hynix ram chips

Browse source
This commit is contained in:
CTCaer 2023-12-25 03:21:17 +02:00
parent 913cdee8e8
commit 80a32304cb
1 changed files with 8 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

17
nyx/nyx_gui/frontend/gui_info.c
View file

@ -405,7 +405,7 @@ static lv_res_t _create_window_fuses_info_status(lv_obj_t *btn)
// Decode fuses. // Decode fuses.
char *sku; char *sku;
char dram_man[32]; char dram_man[64];
char fuses_hos_version[64]; char fuses_hos_version[64];
u8 dram_id = fuse_read_dramid(true); u8 dram_id = fuse_read_dramid(true);
@ -503,16 +503,15 @@ static lv_res_t _create_window_fuses_info_status(lv_obj_t *btn)
strcpy(dram_man, "Hynix H9HCNNNBKMMLXR-NEE 4GB"); strcpy(dram_man, "Hynix H9HCNNNBKMMLXR-NEE 4GB");
break; break;
case LPDDR4X_UNK0_4GB_HYNIX_H9HCNNNBKMMLXR_NEI: case LPDDR4X_IOWA_4GB_HYNIX_H54G46CYRBX267:
case LPDDR4X_UNK1_4GB_HYNIX_H9HCNNNBKMMLXR_NEI: case LPDDR4X_HOAG_4GB_HYNIX_H54G46CYRBX267:
case LPDDR4X_UNK2_4GB_HYNIX_H9HCNNNBKMMLXR_NEI: case LPDDR4X_AULA_4GB_HYNIX_H54G46CYRBX267:
//strcpy(dram_man, "Hynix H9HCNNNBKMMLXR-NEI 4GB"); strcpy(dram_man, "Hynix H54G46CYRBX267 4GB");
strcpy(dram_man, "Hynix 1a 4GB #FF8000 Contact me!#");
break; break;
case LPDDR4X_UNK0_4GB_MICRON_MT53E512M32D1NP_046_WTB: case LPDDR4X_IOWA_4GB_MICRON_MT53E512M32D1NP_046_WTB:
case LPDDR4X_UNK1_4GB_MICRON_MT53E512M32D1NP_046_WTB: case LPDDR4X_HOAG_4GB_MICRON_MT53E512M32D1NP_046_WTB:
case LPDDR4X_UNK2_4GB_MICRON_MT53E512M32D1NP_046_WTB: case LPDDR4X_AULA_4GB_MICRON_MT53E512M32D1NP_046_WTB:
//strcpy(dram_man, "Micron MT53E512M32D1NP-046 WT:B"); //strcpy(dram_man, "Micron MT53E512M32D1NP-046 WT:B");
strcpy(dram_man, "Micron 1a 4GB #FF8000 Contact me!#"); strcpy(dram_man, "Micron 1a 4GB #FF8000 Contact me!#");
break; break;