Michael Scire
|
c8e73003f3
|
kern: allocate all TTBR0 pages during init, use procidx as asid
|
2024-10-09 14:04:15 -07:00 |
|
Michael Scire
|
027e209073
|
kern/ldr: enable the use of relr for relocations
|
2024-09-01 22:27:48 -07:00 |
|
Michael Scire
|
1491a7b159
|
kern: on second thought, move vectors back to end of text
|
2023-10-12 08:55:58 -07:00 |
|
Michael Scire
|
0daef4a6e8
|
kern/ldr: move crt0 into .rodata
|
2023-10-12 08:55:58 -07:00 |
|
Michael Scire
|
45da60f902
|
kern: turns out changing base address gives pretty elfs but breaks relocs
|
2022-03-23 09:10:50 -07:00 |
|
Michael Scire
|
383fc2cc99
|
kern: codegen tweaks, now that we're no longer -Os
|
2022-03-23 09:10:50 -07:00 |
|
Michael Scire
|
aaa3770806
|
kern: optimize timespan -> tick codegen, improve .text layout
|
2021-10-24 01:16:24 -07:00 |
|
Michael Scire
|
960ba52a43
|
kern: put rela in bss
NOTE: This saves ~0x4000 of space at the cost of crimes against the linker script.
|
2021-10-08 12:48:53 -07:00 |
|
Michael Scire
|
a6e3a93c07
|
kern: discard std::__cmpexch_failure_order(std::memory_order)
|
2021-01-08 02:44:04 -08:00 |
|
Michael Scire
|
9231646f33
|
kern: implement SvcSleepSystem
|
2020-07-31 14:50:52 -07:00 |
|
Michael Scire
|
797c04d19f
|
kern .fini array: one weird trick
|
2020-01-31 04:57:28 -08:00 |
|
Michael Scire
|
86eea62cd8
|
kernel: use .rel.ro
|
2020-01-31 03:37:49 -08:00 |
|
Michael Scire
|
32fb22e361
|
kern: finish implementing assembly init routines
|
2020-01-24 02:11:26 -08:00 |
|
Michael Scire
|
b3bfd6c4c9
|
meso: discard .interp section
|
2020-01-24 02:11:25 -08:00 |
|
Michael Scire
|
308ddecc9c
|
kern: fix bss end align (now gets through kernelldr on hardware)
|
2020-01-24 02:11:25 -08:00 |
|
Michael Scire
|
3982afdd6b
|
meso: skeleton buildsystem for kernel
|
2020-01-24 02:11:23 -08:00 |
|