mirror of
https://github.com/Atmosphere-NX/Atmosphere
synced 2025-01-10 06:46:18 +00:00
58 lines
1.9 KiB
C
58 lines
1.9 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2018 Atmosphère-NX
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms and conditions of the GNU General Public License,
|
||
|
|
* version 2, as published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
|
* more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <stdint.h>
|
||
|
|
|
||
|
|
#include "utils.h"
|
||
|
|
#include "cluster.h"
|
||
|
|
#include "car.h"
|
||
|
|
#include "timer.h"
|
||
|
|
#include "pmc.h"
|
||
|
|
#include "sysreg.h"
|
||
|
|
|
||
|
|
void cluster_initialize_cpu(void) {
|
||
|
|
/* Hold CoreSight in reset. */
|
||
|
|
CLK_RST_CONTROLLER_RST_DEV_U_SET_0 = 0x200;
|
||
|
|
|
||
|
|
/* CAR2PMC_CPU_ACK_WIDTH should be set to 0. */
|
||
|
|
CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0 &= 0xFFFFF000;
|
||
|
|
|
||
|
|
/* Restore SB_AA64_RESET values from PMC scratch. */
|
||
|
|
SB_AA64_RESET_LOW_0 = APBDEV_PMC_SECURE_SCRATCH34_0 | 1;
|
||
|
|
SB_AA64_RESET_HIGH_0 = APBDEV_PMC_SECURE_SCRATCH35_0;
|
||
|
|
|
||
|
|
/* Set CDIV_ENB for CCLKG/CCLKP. */
|
||
|
|
CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0 = 0x80000000;
|
||
|
|
CLK_RST_CONTROLLER_SUPER_CCLKP_DIVIDER_0 = 0x80000000;
|
||
|
|
|
||
|
|
/* Enable CoreSight clock, take CoreSight out of reset. */
|
||
|
|
CLK_RST_CONTROLLER_CLK_ENB_U_SET_0 = 0x200;
|
||
|
|
CLK_RST_CONTROLLER_RST_DEV_U_CLR_0 = 0x200;
|
||
|
|
|
||
|
|
/* Configure MSELECT to divide by 4, enable MSELECT clock. */
|
||
|
|
CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0 = 6; /* (6/2) + 1 = 4. */
|
||
|
|
CLK_RST_CONTROLLER_CLK_ENB_V_SET_0 = 0x8;
|
||
|
|
|
||
|
|
/* Wait 2 us, then take MSELECT out of reset. */
|
||
|
|
timer_wait(2);
|
||
|
|
CLK_RST_CONTROLLER_RST_DEV_V_CLR_0 = 0x8;
|
||
|
|
|
||
|
|
/* TODO: This function is enormous */
|
||
|
|
}
|
||
|
|
|
||
|
|
void cluster_power_on_cpu(void) {
|
||
|
|
/* TODO */
|
||
|
|
}
|